


Build this circuit!

AC as viewed from collector

$$Z_{out} = R_C \parallel \frac{1}{h_{oe}} \approx R_C$$

AC as viewed from base


$$Z_{in} = R_{B1} \parallel R_{B2} \parallel (B+1)(R_E + r_e)$$



$$\text{Gain} = A_v = -\frac{R_C}{R_E + r_e}$$

Focus on V_B

$\frac{1}{\omega C_{in}} \approx \frac{1}{10} Z_{in}$
 as assumed signal from something with "small" output impedance.



$\frac{1}{\omega C_{out}} \approx R_C$
 as assumed connected to a device with "large" input impedance

Design: $V_{CE} = \frac{1}{2} V_{CC} \Rightarrow \frac{1}{2} V_{CC}$ divided between R_C & R_E

$$I_E = \frac{\frac{1}{2} V_{CC}}{R_E + R_C}$$

$$V_E = \frac{1}{2} V_{CC} \frac{R_E}{R_E + R_C} = \frac{1}{2} V_{CC} \frac{1}{1 + |A_v|}$$

$$\text{Now: } \frac{\Delta V_{CE}}{V_{CE}} = \frac{-\Delta I_E (R_E + R_C)}{V_{CC}/2} = -\frac{\Delta I_E}{I_E} = -\frac{\Delta V_E}{V_E}$$

to assure accurately set - use large $V_E \dots 1V?$, $\frac{1}{3} V_{CC}?$, $\frac{1}{20} V_{CC}?$

circumstances inside BJT [Temp, V_{CE}] can change this by $\pm 1V$

It would be nice if this were "small" but that turns out to be hard to do

Design: decide on $Z_{out} (R_c)$ & gain = A_v

" R_E " = $\frac{R_c}{|A_v|}$ ← this reflects r_c ; if desired correct with $R_E \leftarrow "R_E" - r_c$

min freq & $R_c \Rightarrow C_{out}$

$I_c = \frac{V_{cc}/2}{(R_c + R_E)}$ → calculate $r_e = \frac{25}{I_c}$ ← really should be I_E

Main point: $V_E = R_E I_E \rightarrow V_B = V_E + 0.6$ } design R_{B1}, R_{B2} "bias"
 judge $\beta \rightarrow I_B = \frac{I_c}{\beta}$

Method 1: Design a "stiff" voltage divider with

$R_{TH} \ll$ "impedance looking in base" = $(\beta + 1)(r_e + R_E)$

$R_{B1} \parallel R_{B2}$

$\frac{V_B}{V_{cc}} = \frac{R_{B1} \parallel R_{B2}}{R_{B1}}$

solve for R_{B1} then $\frac{1}{R_{B2}} = \frac{1}{R_{B1} \parallel R_{B2}} - \frac{1}{R_{B1}}$

Note: because of voltage droop the actual V_B will be smaller than design → V_E small → V_{CE} big. Only if $\beta = \infty$ ($r_e \pm \beta = 0$) will design match reality

Method 2: It won't guess β (& hence I_B) use it, but make sure there is "lots" of extra current available →

$I_{B1} = \frac{(V_{cc} - V_B)}{R_{B1}} = 10 I_B$ [solve R_{B1}]

$I_{B2} = \frac{(V_B - 0)}{R_{B2}} = 9 I_B$ [solve R_{B2}]

Note: in this case if $\beta = \infty$ ($r_c I_B = 0$), V_B will be larger than design (cuz we built in the droop) \rightarrow larger $V_E \rightarrow$ smaller V_{CE}

Example: $V_{CC} = 15V$, $Z_{out} = R_C = 6.8k$, $A_V = -10$

$$R_E = \frac{R_C}{|A_V|} = 680 \Omega \quad \leftarrow I_C = \frac{V_{CC}/2}{(R_C + R_E)}$$

$$r_c = \frac{25}{I_C} = 25 \Omega = \frac{7.5}{(6.8 + 0.68)} = 1 \text{ mA}$$

No "correction" to R_E applied. 7.48

$$V_E = R_E I_E = .68 \cdot 1 = .68 \text{ V} \leftarrow \text{be warned!}$$

$$V_B = .68 + .6 = 1.28 \approx \underline{1.3V}$$

Method 3: assume $\beta = 99 \rightarrow$ impedance looking in base

$$\text{make } R_{D1} \parallel R_{B2} = 7 \text{ k}\Omega$$

$$= (\beta + 1)(r_c + R_E) = 100(25 + 680) = 70500 \Omega$$

$$\frac{1.3}{15} = \frac{V_B}{V_{CC}} = \frac{R_{D1} \parallel R_{B2}}{R_{B2}}$$

$$R_{B1} = \frac{R_{D1} \parallel R_{B2}}{V_B/V_{CC}} = \frac{7 \text{ k}\Omega}{1.3/15} = 80.8 \text{ k}\Omega$$

$$R_{B2} = 7.6 \text{ k}\Omega$$

$$\frac{1}{R_{B2}} = \frac{1}{R_{B1} \parallel R_{D2}} - \frac{1}{R_{D1}}$$

if go standard values

$$82 \Rightarrow V_B = 1.26$$

$$7.5$$

$$82 \Rightarrow V_B = 1.36$$

$$8.2$$

Arguments \Rightarrow 1.26 closer to original 1.28

\rightarrow there will be droop

\rightarrow higher temp \rightarrow reduces V_{BE} which will increase $V_E \rightarrow$ start low

\rightarrow 8.2 helps input impedance

Standard V-values

Method 2: assume $\beta = \infty \rightarrow I_B = .01 \text{ mA}$

$$R_{B1} = \frac{(V_{CC} - V_B)}{10 I_B} = \frac{15 - 1.3}{.1 \text{ mA}} = 137 \text{ k}\Omega \begin{matrix} < 150 \\ < 130 \end{matrix}$$

$$R_{B2} = \frac{(V_B - 0)}{9 I_B} = \frac{1.3}{.09 \text{ mA}} = 14.4 \text{ k}\Omega \begin{matrix} < 15 \\ < 13 \end{matrix}$$

Standard Values

The actual output at divider if sources .01 mA is almost certainly not worth the effort to calculate - but here goes

$$V_B = \frac{R_{B2} V_{CC} - (R_{B1} \parallel R_{B2}) I_B}{R_{B1} + R_{B2}} = \frac{(R_{B1} \parallel R_{B2}) \left[\frac{V_{CC}}{R_{B1}} - I_B \right]}{R_{B1} + R_{B2}}$$

For $\frac{130}{15} \Rightarrow 1.42$

$\frac{130}{15} \Rightarrow 1.25$

if $\beta = \infty$ this goes up to 1.36

Example continued -- caps -- say min freq = 100 Hz

$$\frac{1}{\omega C_{out}} \leq R_C \rightarrow \frac{1}{2\pi \cdot 100 \cdot R_C} \leq C_{out}$$

$\llcorner 6.8 \text{ k}$

$$\llcorner .23 \mu\text{F}$$

using $\frac{130}{13}$ best bias circuit

$$Z_{in} = 130 \parallel 13 \parallel (\beta + 1) (r_c + R_E)$$

$$= 11 \text{ k}\Omega$$


most significant part

$$\frac{1}{\omega C_{in}} \leq \frac{1}{10} Z_{in} \rightarrow \frac{10}{2\pi \cdot 100 \cdot Z_{in}} \leq C_{in}$$

$$\llcorner 1.45 \mu\text{F}$$

Problem: not input impedance is limited by R_{B2} .
 Additionally high gain (not that you should design for it) pushes R_E V_E small - in violation of design suggestions.

Solution: push the DC level of V_E up but provide a small R_{E2} that the AC sees for large gain. Replace R_E with below.



Design: $V_E = \frac{1}{3} V_{CC}$

$V_{CE} = \frac{1}{3} V_{CC} = 6.8k$

$I_C = \frac{\frac{1}{3} V_{CC}}{R_C} \Rightarrow R_C = R_{E1}$

$R_{E2} = \frac{R_C}{1A} = .68k$

So for only difference is $I_C = \frac{5V}{6.8k} = .735\mu A$

$r_e = 34\Omega$

Go on with Method 2: $V_B = 5.6V$ $I_B = .00735\mu A$

$R_{B1} = \frac{(15 - 5.6)}{10 I_B} = 128k$

$R_{B2} = \frac{(5.6 - 0)}{9 I_B} = 85k$

AC impedance looking in base = $(\beta + 1)(r_e + R_E) = 71k\Omega$

$Z_{in} = 128k \parallel 88k \parallel 71k = 30k \leftarrow 3\times \text{ better}$

$\frac{1}{\omega C_E} \leq \frac{1}{10} R_{E2} \Rightarrow \frac{10}{2\pi \cdot 100620} \leq 23\mu F \leq C_E$


Emitter Follower - $V_{in} = V_{out}$ - $A_v = \frac{R_E}{R_E + r_e}$
 CNB: AC

$V_E = \frac{V_{CC}}{2} \rightarrow V_B = \frac{V_{CC}}{2} \cdot 1.6$
 $I_E = \frac{V_{CC}/2}{R_E} \rightarrow I_B = \frac{1}{(\beta+1)} I_E$ } use Method 1 or Method 2 to find bias resistors

$Z_{out} = \left(\frac{R_{B1} \parallel R_{B2} \parallel R_{out}}{(\beta+1)} + r_e \right) \parallel R_E$

$Z_{in} = R_{B1} \parallel R_{B2} \parallel (\beta+1)(r_e + R_E) \parallel V_{CC}$

$\frac{1}{\omega C_{in}} \leq \frac{1}{10} Z_{in}$
 $\frac{1}{\omega C_{out}} \leq Z_{out}$



↳ may run this to V_{EE} (say -15V) your input signal may be around ground in which case you may not need bias resistors - IF input signal has a DC connection to ground.

IF no DC connection to ground replace $R_{B1} \neq R_{B2}$



select R_B to be a "stiff" supply of 0V.

Example: $V_{CC} = 15V$; $I_E = 1mA \Rightarrow R_E = 7.5k\Omega$
 $V_E = \frac{V_{CC}}{2} = 7.5V$ $r_c = 25\Omega$

Method 1: $R_{B1} \parallel R_{B2} \leq \frac{1}{10} (B+1) (r_c + R_E) = 75k\Omega$

$V_B = 7.5 + .6 = 8.1$

$\frac{V_B}{V_{CC}} = \frac{R_{B2}}{R_{B1} + R_{B2}} = \frac{R_{B1} \parallel R_{B2}}{R_{B1}}$

$R_{B1} = \frac{75k\Omega}{.1/15} = 139k\Omega$ < 150
130 *standard values*

$\frac{1}{R_{B2}} = \frac{1}{R_{B1} \parallel R_{B2}} - \frac{1}{R_{B1}} \Rightarrow R_{B2} = 163k\Omega$ < 150
160

(not worth calculating) but below are outputs of some options

$R_{B1} \parallel R_{B2} \left(\frac{V_{CC}}{R_{B1}} - I_B \right)$

$\frac{130}{160} \rightarrow 7.56$
 $\frac{130}{180} \rightarrow 7.95$ (unloaded: 8.71)

use these \rightarrow

Method 2:

$R_{B1} = \frac{(V_{CC} - V_B)}{10 I_B} = \frac{15 - 8.1}{.1mA} = 69k\Omega$ < 75
68 *standard values*

$R_{B2} = \frac{(V_B - 0)}{9 I_B} = \frac{8.1 - 0}{.09mA} = 90k\Omega$ < 91
82 *standard values*

$\frac{68}{91}$ unloaded: 8.6 loaded 8.2

$Z_{in} = 130 \parallel 180 \parallel 750 = 68.6k\Omega$


min freq = 100 $\Rightarrow \frac{10}{2\pi f Z_{in}} \leq C_{in}$

$\Rightarrow 0.23\mu F$


if input is wavelet with $R_{out} = 50\Omega$ $Z_{out} \approx r_c = 25\Omega$

$\frac{1}{2\pi f Z_{out}} = 64\mu F \leq C_{out}$

push-pull emitter follower




if $-0.6 < V_{in} < 0.6$ both transistors OFF, otherwise V_{out} follows V_{in} ± 0.6 diode drop



"cross over" distortion.

reduce crossover distortion



thermal changes $\rightarrow V_{BE}$ -
add small (1Ω) resistors
and a bit more DV between
the bases

Remark that follower stages may be driving 1A loads. But so far we've seen mA currents. Additionally high current transistors generally have reduced β . "Darlington" configuration can help produce device with β^2 effective β



one 3-terminal device with high β effectively (but $V_{BE} = 1.2V$)